Abstract-The pulse-width modulated (PWM) switching rectification that can achieve a high power factor (PF) for increasing the energy transfer efficiency between an LC resonator and a rectifier and voltage step-up and -down conversion is proposed for a wireless power transfer (WPT) receiver. The proposed method can emulate the switching rectifier as a resistive load by using an inductor and integrated phase synchronizers. Additionally, similar to a switched-inductor converter that controls the duty cycle ratio (D), the proposed PWM rectifier can control the output voltage V O U T when the input is a rectified, wirelessly coupled voltage instead of a constant voltage. Thus, unlike a conventional PWM switching rectifier for ac mains, an additional voltage conditioning circuit would not be needed after the proposed rectifier for WPT. The proposed PWM switching rectification is implemented in the AMS 0.18 µm 1.8 V/5 V CMOS process. PF = 1 is measured, indicating the most efficient energy transfer, compared to only 0.55-0.65 in a peak detection rectifier. Additionally, 88.2% of peak power conversion efficiency of the switching rectifier is achieved, and the maximum output power is 80.3 mW at 500 kHz of the WPT frequency. Moreover, the measured voltage conversion ratios ranging between 0.73× and 2× are demonstrated in this paper.
I. INTRODUCTION
T HE development of near-field wireless power transfer (WPT) technology has been accelerated in recent years for next-generation low-power applications such as mobile devices and wearable activity trackers. It can extend energy sustainability, avoid the need for frequent replacement of energy storage, and allow multiple devices to be wirelessly powered in parallel. The CMOS technology augments low-power WPT systems due to the merit of a multifunction system in small footprint, i.e., system-on-a-chip. Currently, a primary focus of [2] , [6] . The first stage uses a single-phase full-wave rectifier (implemented by transistors or diodes) and the second is a dc-dc converter. The rectifier configures peak detection rectification.
power CMOS circuits [1] , [2] in a WPT receiver concerns about boosting rectifiers' power conversion efficiency (PCE) by reducing the rectifier's turn-ON voltage. Certain research [3] - [6] focuses on regulating the output voltage V OUT in a WPT receiver when the wireless link changes, which leads to the fluctuations in V OUT . Some works [5] - [7] target 6 W transferred wireless power, and the study in [8] proposes highest voltage conversion ratio (3.55×) in a WPT receiver in order for the transfer range to be extended. The research in [9] and [10] compensates the delay for active rectifiers to reduce reverse current loss and increase rectifiers' PCE (i.e., η Rectifier ). To directly supply applications that require multiple voltages, the work in [11] proposes a 2× active rectifier (voltage doubler) with a single-inductor multioutput dc-dc converter. However, as illustrated in Fig. 1 that is adapted from [2] , [7] , a WPT receiver typically uses a peak detection rectifier with a large decap C RECT , in which the energy transfer efficiency between the L 2 C 2 coupling circuit and the rectifier is not fully maximized. The well-optimized active rectifiers in [9] and [10] and the voltage doubling rectifier in [11] also configure peak detection rectification. As indicated in [12] , the power factor (PF) is the figure of merit for measuring how efficiently energy is transmitted from an ac source to its load network (a rectifier plus a load in this discussion), and the PF of a peak detection rectifier ranges between 0.55 and 0.65 only. Assuming that there is no power loss in the rectifier (i.e., η Rectifier = 100% ideally), the dependence of available dc output load power (P OUT ) on PF can be seen from
where P PA is the power consumption of the power amplifier that is supplied by V PA , η Link represents the transfer efficiency of the wireless link, and η PA , η Rectifier , and η DC−DC stand for the 0885-8993 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information. PCEs of a power amplifier, rectifier, and dc-dc converter, respectively. In a rectifier, the PF can be formulated by (input average power)/(input apparent power) = P in,avg /P in,rms , and η Rectifier is represented by (output average power)/(input average power) = P out,avg /P in,avg . A low PF inevitably reduces P OUT . Fig. 2 (a) provides a more intuitive explanation for why a peak detection rectifier presents a low PF. Assuming the transmitter provides enough wireless power and the rectifier's turn-ON voltage is neglected, the current I 2 (t) in the receiver side flowing through the rectifier conducts only when V 2 (t) (coupled voltage) is higher than V RECT (the rectified and stabilized voltage). No power is delivered from the coupled L 2 C 2 resonator to the rectifier when V 2 is lower than V RECT . Due to peak detection configured rectification, the discontinuous current conduction and phase (φ) misalignment between V 2 (t) and I 2 (t) unavoidably result in a low PF. Hence, the peak detection rectifier plus R L forms a non resistive load Z (e.g., Z ࣔ R due to the reactance X). In Fig. 2(a) , η Rectifier = 100% can theoretically exist because η Rectifier only concerns the power delivered during this short period, assuming that the rectifier's turn-ON voltage is zero and there is no switching loss. In recent works [13] , [14] , the concern of a peak detection rectifier's low PF for WPT applications has been addressed and resolved by adding power-factor correction (PFC); nevertheless, the auxiliary use of three inductors in PFC and regulation stage increases cost and area. In order to improve PF, the continuous conduction approach is proposed in this paper as depicted in Fig. 2(b) , using the inductor L (shown in Fig. 3 ) and pulse-width modulated (PWM) switching rectification that switches in every positive and neg- 
ative cycle of V 2 (t). By using L, the PWM controller can not only maintain the inductor current's continuity, but also control V OUT . It is noted that the V OUT in conventional PWM switching rectifiers [15] for ac mains is not controllable. The proposed method is derived from a switched-inductor regulator, but the input voltage is a rectified sinusoidal wave instead of a constant voltage.
Some results were disclosed in our previous work [16] . Here, we provide fundamental theory, analysis, and measurement results of the proposed PWM switching rectification to explain and justify the features including: 1) the capability of voltage step-up and -down conversion and 2) the achievement of PF = 1 by using integrated phase synchronizers. The output power comparison between the proposed method and a peak detection rectifier is provided. Additionally, no significant impact of the L on the resonating frequency is observed, because the proposed PWM switching rectification emulates a resistive load. By using this approach, the output voltage could be regulated by employing a closed-loop controller (excluded in this paper), and an extra dc-dc converter would not be required. It is noted that regulation mechanism is not implemented in this paper. Compared to this work, the dc-dc converter in Fig. 1 could provide a wider voltage conversion; nevertheless, the single-phase full-wave rectifier does not maximize power delivered to V OUT . This paper is organized as follows. Section II describes the operating principle of voltage step-up and -down conversion using the proposed PWM switching method. This principle can be extended when the receiver's coupled voltage is a near-sinusoidal wave. Section III presents circuit implementation of the proposed PWM controller. Section IV provides numerical results for achieving a high PF and circuit operation of phase synchronizers. Section V shows simulated waveforms and output power comparison. Experimental results are demonstrated in Section VI and conclusions are drawn in Section VII.
II. VOLTAGE STEP-UP AND -DOWN CONVERSION

A. Sinusoidal Coupled Voltage in Receiver
The proposed PWM switching rectification is shown in Fig. 3 and the corresponding waveforms are depicted in Fig. 4 . It comprises the single-phase full-wave rectifier implemented by transistors, two switching power MOSFETs M N and M P , inductor L, output capacitor C L , two phase synchronizers, and PWM controller. R L is the output load. In the receiver, it is assumed that V 2 is sinusoidal with the peak amplitude V PEAK and period T S (= 1/f S = 2π/ω S ), and the rectifier's turn-ON voltage is neglected. In steady state, the period T L (= 0.5T S ) can be divided into two phases by the duty cycle ratio D, where 0 ࣘ D ࣘ 1. In the first phase from t = 0 to DT L , the high-side transistor M P is OFF, whereas the low-side M N is ON and shorts V X to the ground voltage V SS . Neglecting the turn-ON voltage across M N , the inductor voltage V L (t) is equal to V RECT (t) and the inductor current I L (t) increases with the first slope m 1 (t) given by
At the end of this phase, I L (t) at t = DT L reaches the intermediate value that can be expressed as
where
) and I L (t) varies with the second slope m 2 (t) given by
Here, V OUT is stabilized by C L and assumed to be a dc voltage with negligible voltage ripple. According to the inductor current continuity principle [12] , the initial condition of I L (t) in the second phase is equal to its final value in the first phase.
By virtue of (2), (4), and (5), and assuming that I L reaches equilibrium in steady state (i.e., I L (T L ) = I L (0) = I L , DC ), the voltage conversion ratio M(D) characterizing V OUT and V PEAK is then obtained as follows:
Equation (6) When I L (t) periodically reaches its equilibrium in the period T L , the coupled voltage seen by the PWM switching rectifier is the average value of V RECT (t) to some extent, instead of a time-varying, rectified sinusoidal waveform. This observation is validated by the modification from (6)
where V RECT,avg denotes the average value of V RECT (t) and can be expressed as (2/π)V PEAK 0.637V PEAK . Equation (7) shows the voltage conversion ratio of a boost converter and indicates that V OUT can be stepped up from V RECT,avg , which is the equivalent input voltage. Moreover, this implies that the proposed switching rectifier could use a closed-loop feedback controller for voltage regulation. The controller could be similar to what a dc-dc switching converter employs, because the time-varying, rectified sinusoidal V RECT (t) turns into the dcequivalent voltage (V RECT,avg ) to some extent.
B. Nonsinusoidal Coupled Voltage in Receiver
The voltage conversion principle can also apply to a near-sinusoidal coupled voltage, where the nonideal factors may come from the displacement of WPT coils, distorted output waveform in the transmitter side, or loading effect in the receiver. The theoretical validation is derived as follows. The near-sinusoidal voltage can be expressed as {V PEAK sin ω S t + ∞ n =2 V PEAKn sin(ω S n t + θ n )}, which is the superposition of a fundamental sinusoidal element with the angular frequency ω S and peak amplitude V PEAK , along with other components with angular frequencies ω S 2 , ω S 3 , ω S 4 , . . . , peak amplitudes V PEAK2 , V PEAK3 , V PEAK4 , . . . , and phase shifts θ 2 , θ 3 , θ 4 , . . . . Assuming ω S 2 , ω S 3 , ω S 4 , . . . are close to ω S , then (6) can be approximated as
where V PEAK,eff denotes the effective peak amplitude of V 2 , and can be represented by the product of π/2 and average value of |V 2 (t)|. Even if V 2 (t) is nonsinusoidal, (8) indicates that M(D), the ratio of V OUT to V PEAK,eff holds valid and V OUT remains controllable by D.
III. PROPOSED PWM CONTROLLER
The PWM controlling mechanisms between conventional switching rectifiers [15] for ac mains and the proposed rectification method for WPT are fundamentally different, so the voltage conversion described in (6) cannot be applied to the former. A conventional PWM switching rectifier typically employs a switching frequency much higher than 50-60 Hz of the ac mains. This leads to multiple switching cycles of the ac current in a period of the corresponding ac voltage. To emulate a resistive load and achieve PF = 1, duty cycle ratio d(t) of a conventional switching rectifier is time variant and varies from cycle to cycle, in order to align the ac (inductor) current's envelop waveform with the ac voltage. However, the rectified output voltage in a conventional PWM switching rectifier is not controllable. In the proposed PWM switching rectification, the duty cycle ratio D in the period T L is time invariant in steady state when V PEAK and R L (i.e., wireless link and output load condition) remain unchanged. Second, as shown in Fig. 4 , the frequency of I 2 (t) aligns that of V 2 (t), so the voltage conversion ability can be applied. Third, compared to ac mains, typical near-field WPT frequency bands (range from several hundreds of kilohertz to few megahertz) are higher and WPT's power level (between few milliwatts and few watts) is lower, so component values and footprint of L, C L , M N , and M P in the proposed method are several orders of magnitude smaller than those in a conventional switching rectifier for ac mains.
Implementation of the proposed PWM controller is depicted in Fig. 6(a) , where the monolithic silicon chip integrates the single-phase full-wave rectifier, power switches M N and M P , phase synchronizers, PWM controller, nonoverlap deadtime, level shifters, and drivers for M N and M P . The PWM controller generates the gate-driving signals V GN and V GP that switch ON and OFF M N and M P , respectively. The timing chart of operation is illustrated in Fig. 6(b) . When the V 2+ (t) and V 2− (t) rise alternatingly, PS + and PS − are activated correspondingly and then sampled by the one-shot circuits. These sampled pulses constitute V ON that triggers the ON-time of the PWM signal (V PW M ) and increases I L (t) from t = 0 to DT L with the slope m 1 (t). The ramp voltage (V RAMP ) is then produced by the ramp generator that comprises the biasing current source 
IV. PF ENHANCEMENT
A. Operating Principle
The PF can be boosted because I 2 (t) is managed in continuous conduction using the inductor L, and the phase synchronizers can decrease ϕ by aligning waveforms of V 2 (t) and I 2 (t). From viewpoint of formulation, the PF can be presented by the ratio of P avg to P rms [12] , where P avg and P rms denote the average and root-mean-square value of power delivered from the L 2 C 2 resonator to the proposed switching rectifier, respectively. The numerical analysis for PF is derived as follows. The
and
Then, PF is derived as (11) as shown as bottom of this page, where V 2,rms and I 2,rms stand for the root-mean-square values of V 2 (t) and I 2 (t), respectively. Fig. 7 can be neglected and I L (t) can be observed as a dc current. In this scenario, the average and root-mean-square values of I 2 (t) are equal. Hence, PFs are approximately 0.9 regardless of D, because PF = V 2,avg /V 2,rms = 2 √ 2/π assuming V 2 (t) is sinusoidal. Fig. 8(a) and (b) illustrates the circuit schematic and simulated waveforms of the proposed phase synchronizer, respectively. Taking a positive cycle, for example, during charge accumulation mode, V 2+ (t) is connected to the ground voltage V SS , and the switch S 1 is turned ON by V SW + . Then, M 1 is diode-connected and the capacitor voltage V C + is biased at the threshold voltage (V TH ) of M 1 , which is approximately 0.5 V in this technology. In this mode, the transistor channel of M 2 is in weak inversion while M 3 in the triode region has higher overdrive headroom and pulls V SW + up to a high level. Thus, PS + is at 0 V, indicating that V 2+ is at a low level. In phase detection mode, once V C + is raised by V 2+ (t) to the near-threshold voltage region (0.55-0.6 V in this implementation), the drain
B. Phase Synchronizer
current of M 2 overweighs that of M 3 and gradually pulls V SW + down. The low-level V SW + then disables S 1 and V C + continues to rise. In the final stage of phase detection, PS + increases to V DD , representing that V 2+ (t) is active. There are two identical phase synchronizers to detect positive and negative cycles of V 2 (t), and the generated PS + and PS − are used to trigger V PW M .
To determine the transition point between charge accumulation and phase detection, the design consideration underlying the geometric widths of M 2 and M 3 is discussed here. When the transition starts, M 2 is biased at the near-threshold regime while M 3 is in the linear region. The drain current equation of a MOSFET in weak inversion, which considers the body effect and the drain-induced barrier lowering (DIBL), is given by [17] 
where μ 0 is the zero bias mobility, V T is the thermal voltage, ΔV TH is the transistor-to-transistor leakage shift, γ is the linearized body effect coefficient, η is the DIBL coefficient, m is the slope factor of I D , and V GS , V DS , and V SB are the gate-source, drain-source, and source-bulk voltages of a MOSFET, respectively. 
Here, μ p is the mobility of M 3 and is approximately μ n /3 in this technology; V TH,P 3 and V TH,N 2 denote the threshold voltages of M 3 and M 2 , respectively; and λ is the channel length modulation coefficient. Equation (13) indicates that W 2 should be at least 3.36× wider than W 3 , so phase detection occurs at the designed point. The simulated results of V SW + and PS + depending on V C + with two width sizes are depicted in Fig. 9 . = 3.41. Therefore, when choosing a larger size of W 2 , the phase synchronizers can not only detect the rising edges of |V 2 | more rapidly and accurately, but also reduce the phase shift ϕ between V 2 and I 2 .
V. SIMULATION RESULTS
In the proposed PWM rectification, the inductor L may raise the concern for affecting the resonating frequency determined by L 2 and C 2 . This concern can be eliminated by comparing the simulated waveforms in Fig. 10(a) . The WPT receiver (R ECT + R ES ) refers to a single-wave full-wave rectifier plus a load resistor (R L = 100 Ω), representing a pure resistive load to the L 2 C 2 resonator. The proposed method is denoted as (R ECT + PWM) plus R L . The simulation environments including the transmitter, L 1 , L 2 , C 1 , C 2 , and coupling factor (k = 0.5) are identical. It can be seen that the waveform of I 2 (t) in (R ECT + PWM) mimics that in (R ECT + R ES ). In both cases, the phases of I 2 (t) are well aligned with the V 2 (t). This indicates the proposed method can emulate a resistive load, which implies the equivalent model of (R ECT + PWM) observed from the L 2 C 2 resonator is a resistive load. Additionally, V 2 (t) operates at the same WPT frequency (= 500 kHz) without a significant frequency shift. Therefore, in the proposed (R ECT + PWM), the role of L is similar to that in a switched-inductor converter: it provides output filtering, instead of creating reactance to the input.
Simulation results in Fig 10(b) also compare the dc output load power (P OUT ) at R L = 100 Ω to 10 kΩ between (R ECT + PWM) and the rectifier plus a large decap C RECT , or (R ECT + C RECT ). In steady state, when D = 0.47 the proposed (R ECT + PWM) can increase P OUT by 62-85% compared to (R ECT + C RECT ), which is a commonly used full-bridge, peak detection rectifier. It is noticeable that in Fig 10(a) the V 2 (t) in (R ECT + C RECT ) is distorted. This distortion is caused by large current spikes in I 2 (t) during a short period of conduction. Hence, the rectifier in (R ECT + C RECT ) is required to sustain a higher current, and the distortion caused by the large current spikes may disrupt a WPT system through coupled coils when transmitting higher wireless power. Fig. 6 is provided from outside the chip in measurements. It is noted that the entire WPT system including the LC resonators and WPT frequency is not optimized, because this paper aims to present the PF improvement and voltage conversion ability of the proposed PWM switching rectification in a WPT receiver. Fig. 12 demonstrates the measured waveforms of the rectified V RECT (t) and inductor current I L (t) at L = 10 μH, C L = 10 μF, R L = 50 Ω, and f S = 500 kHz. The waveforms of V RECT (t) and I L (t) are well aligned and the phase shift is significantly reduced by the phase synchronizers. In the first phase when V RECT (t) rises, I L (t) and its slope (m 1 ) increase 
48 μH, and C 1 = C 2 = 22 nF. D ࣙ 0.6. The M(D) with different R L can be predicted by including L 2 series resistance, the inductor dc resistance (DCR), and others (e.g., printed circuit board (PCB) trace, package, and so on) into (6) . In steady state, the principles of inductor voltsecond balance for L and capacitor charge balance for C L , as described in [12] , can be revoked. The more accurate M(D) can then be expressed as
where R 2 is the L 2 series resistance at f S ; γ = (R 2 + DCR)/R L , where the package and PCB trace resistance is neglected. Equation (14) quantifies the influence of (R 2 + DCR) on M(D). It can be observed that (R 2 + DCR) is dramatically magnified by 1/ (1 − D) 2 if R L is fixed, and also affects voltage conversion ratio when D approaches to unity. As shown in Fig. 14 that depicts the curves with various γ, the M(D) at γ ࣙ 0.05 bends at a high value of D, whereas the higher R L or lower (R 2 + DCR) can present a smaller value of γ, and as a result increases M(D) slope when D ࣙ 0.6. Therefore, although the proposed switching rectification can achieve step-up and -down voltage conversion, the voltage conversion ratio when D ࣙ 0.6 significantly depends on the resistance in power delivery path and output load condition. 45. This indicates that in this range, the energy transfer between the L 2 C 2 resonator and the proposed rectifier is the most efficient. When D is larger than 0.7, PFs are lower than 0.9. This is due to the increasing time during which V RECT (t) enters into the negative-volt area [i.e., V RECT (t) < 0 V]. Thus, P avg inevitably decreases and the difference between P rms and P avg is enlarged. Fig. 16 shows 88.2% of the rectifier's peak PCE at f S = 500 kHz, D = 0.32, and R L = 50 Ω, using the proposed PWM switching approach. The PCE decreases at a higher WPT frequency due to increasing switching losses. The maximum output power is 80.3 mW at V OUT = 2 V and f S = 500 kHz in the given testing environment. This work mainly uses 500 kHz as the WPT frequency. The comparison between state-of-the-art wireless power CMOS receivers and this work is summarized in Table I. VII. CONCLUSION So far, wireless power CMOS receivers that have been presented only take into account the rectifier's efficiency for the transferred range to be extended, and output voltage regulation against variations in the wireless link and output load condition. However, the PCE of a low-power WPT system from the transmitter to receiver is still below 70%. More studies to address the cause of the low end-to-end PCE are needed, especially the relation between the receiver's LC resonator and a rectifier, since the rectifier's equivalent model to the resonator has profound effects on a WPT system. The role of PF in a WPT receiver has not been investigated in great detail in the literature. This is important since how efficiently energy is transmitted between the LC resonator and a rectifier has a direct impact on the retrieval of wireless power. In particular, the rectifier's equivalent model and impedance affects the design of LC resonators in both sides, which ultimately has a direct bearing on the scattering parameters. In this paper, a PWM switching rectification that achieves unity PF was presented. The proposed rectifier emulated a resistive load, implying no reactance or return loss to the receiver's LC resonator. By using the proposed method, tunable impedance and voltage conversion abilities can assist and improve the design process of a low-power WPT system, which will increase the dc output load power retrieval.
